REGULAR ORIGINAL FILING

Application Based on

Docket 83505PCW

Inventors: Christopher Parks

Customer No. 01333

VARIABLE BANDWIDTH CORRELATED DOUBLING SAMPLING CIRCUITS FOR IMAGE SENSORS

Commissioner for Patents, ATTN: BOX PATENT APPLICATION Washington, D. C. 20231

Express Mail Label No.: EL809161086US

Date: January 16, 2002

VARIABLE BANDWIDTH CORRELATED DOUBLING SAMPLING CIRCUITS FOR IMAGE SENSORS

FIELD OF THE INVENTION

The invention relates generally to the field of double correlated sampling circuits for image sensors and, more particularly, to such double sampling circuits having programmable capacitance for permitting real-time control of the bandwidth and its associated noise.

BACKGROUND OF THE INVENTION

As shown in Figs. 1 and 2 and as disclosed in US patent 4,987,321, prior art correlated double sampling (CDS) circuits for image sensors 10 include capacitors 20 for storing charge from the image sensors 10 for subsequent measurement. In this regard, at time T_A pulse S_A turns on transistor 30a to charge capacitor 20a to voltage V_A . At time T_B , pulse S_B turns on transistor 30b to charge to charge capacitor 20c to voltage V_B . Capacitors 20a and 20c function to hold the sampled voltages V_A and V_B for the duration of one entire pixel period. At time T_C , pulse S_C turns on two transistors 30c and 30d to transfer the sampled voltages on capacitors 20a and 20c to capacitors 20b and 20d respectively. A differential amplifier 40 samples the voltages from the capacitors 20b and 20d for subtracting the two received voltages for ultimately determining the voltage for that particular pixel.

Although the currently known and utilized double sampling circuit is satisfactory, it includes drawbacks. The prior art CDS is capable of operation at only one pixel frequency. If the frequency is increased, the sampling pulses S_A , S_B and S_C would be too short to fully charge the capacitors 20a through 20d. If the frequency is decreased, the CDS will function but the noise performance will remain the same as though the CDS is operated at its rated frequency.

Consequently, a need exists for a CDS that permits the CDS noise performance to be optimized for more than one frequency.

10

15

5

20

25

30

SUMMARY OF THE INVENTION

The present invention is directed to overcoming one or more of the problems set forth above. Briefly summarized, according to one aspect of the present invention, the present invention resides in an integrated circuit for sampling outputs representing a pixel value comprising: (a) two first variable capacitors each having a variable range of capacitance and each for receiving a voltage representing the pixel value; (b) two first transistors respectively connected electrically to each of the first variable capacitors for transferring the voltage to each of the variable capacitors; and (c) a second transistor connected electrically to each of the first variable capacitors for transferring the voltage from each of the first variable capacitors.

These and other aspects, objects, features and advantages of the present invention will be more clearly understood and appreciated from a review of the following detailed description of the preferred embodiments and appended claims, and by reference to the accompanying drawings.

Advantageous Effect of the Invention

The present invention has the advantage of a CDS that permits the CDS noise performance to be optimized for more than one frequency.

20

25

30

5

10

15

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a prior art CDS;

Fig. 2 is a timing diagram for Fig. 1;

Fig. 3 is a schematic diagram of a CDS of the present invention;

Fig. 4 is a timing diagram for Fig. 3;

Fig. 5 is an embodiment of the present invention for implementing a variable capacitor of Fig. 4; and

Fig. 6 is an alternative embodiment of Fig. 5.

DETAILED DESCRIPTION OF THE INVENTION

Referring to Figs. 3 and 4, there is shown a schematic diagram of the present invention having a charge-coupled device 50 for collecting incident

10

15

20

25

30

light that is converted into a charge. A pair of transistors 60a and 60b is electrically connected to the output amplifier of the CCD 50 for transferring voltage from the CCD output amplifier 50. In this regard, at time T_A pulse S_A turns on transistor 60a to charge variable capacitor 70a to voltage V_A . At time T_B , pulse S_B turns on transistor 60b to charge variable capacitor 70b to voltage V_B . Variable capacitors 70a and 70b function to hold the sampled voltages V_A and V_B for the duration of one entire pixel period. The variable capacitors 70a and 70b include inputs 80 for receiving signals for altering the capacitance, as described in detail hereinbelow. At time T_C , pulse S_C turns on two transistors 60c and 60d to transfer the sampled voltages on variable capacitors 70a and 70b to variable capacitors 70a and 70d respectively, which capacitors also include inputs 80 for altering the capacitance. A differential amplifier 90 samples the voltages from the capacitors 70c and 70d for subtracting the two received voltages for ultimately determining the voltage for that particular pixel.

Referring to Fig. 5, there is shown one embodiment for implementing the variable capacitors 70a – 70d. In this regard, the variable capacitor 70 includes a plurality of individual capacitors 100 that mated with individual transistors 110. The individual capacitors 100 are charged when their mated transistor 110 receives a signal via the input line 80. Upon receipt of this signal, the charge is collected by the mated capacitor 100. The input signals 80 are directed by the user for changing the capacitance to the desired level. The number of mated pairs of transistors 110 and capacitors 100 are determined by the user based on the maximum capacitance desired. It is to be noted that the capacitors 100 are independent of each other and may activated in any desired array, contiguous or non-contiguous.

Referring to Fig. 6, there is shown an alternative embodiment for implementing a variable capacitor 70. In this embodiment, there are also mated pairs of transistors 110 and capacitors 100. However, it is to be noted that the mated pairs 100 and 100 are connected serially so that they must be activated sequentially from capacitor 100a to capacitor 100nth.

The invention has been described with reference to a preferred embodiment. However, it will be appreciated that variations and modifications can be effected by a person of ordinary skill in the art without departing from the scope of the invention.

PARTS LIST

10	image sensor
20	capacitors
30	transistors
40	differential amplifier
50	image sensor
60	transistor
70	variable capacitor
80	variable capacitor inputs
90	differential amplifier
100	capacitors
110	transistors